Abstract:-A new thyristor current source rectifier that achieves unity power factor, low current THD and DC bus current and voltage control is presented. The rectifier is suitable for high power applications such as induction heating and DC arc furnaces. It combines a traditional six-pulse thyristor bridge and a dc chopper that together solve power quality problems such as poor power factor and flicker generation. This topology achieves low input current THD and dc power control without additional power factor correction equipment, harmonic trap filters, use of multiple pulse rectifiers, or high K-factor transformers.
I. INTRODUCTION
High power ac-dc rectifiers constitute an important enabling technology in the metals industries. Their applications include electro-winning, dc arc furnaces, resistive heating and plasma cutting, to name a few [1, 2] . Historically, they have been realized using regulating transformers followed by uncontrolled diode bridge rectifiers and phase controlled SCR bridge rectifiers. Figure 1 shows the schematic of the power circuit of an SCR phase controlled rectifier. The dc voltage and current can be controlled by adjusting the firing angle of the thyristor. However, the phase control action inherently results in poor displacement power factor. Furthermore, the line current is typically rich in low frequency harmonics. In order to meet harmonic control standards such as IEEE 519, passive and/or active harmonic compensation techniques have to be employed. In most instances, the transformers used to feed the system will have to be K-factor rated in order to account for the additional heating resulting from harmonic currents. These, and a host of other benefits have prompted the introduction of dc choppers to be applied for these applications [2] .
The power circuit schematic of such a diode bridge rectifier-dc chopper system configuration is shown in Fig. 2 . The diode bridge rectifier feeds a capacitor bank on the dc bus. The rectified voltage at the dc bus is conditioned using a buck-type dc-dc converter, which is capable of controlling the output current or voltage as required by the load. This configuration is becoming preferred especially with the dramatic advances in the technology of IGBTs.
While the diode bridge has near unity displacement power factor, the input current THD is still poor. Multipulse techniques will have to be used for harmonic elimination. Furthermore, the transformer K-factor rating remains high. The electrolytic capacitor bank typically applied across the dc bus is typically a weak link in the entire system, especially at high voltage levels, wherein series connected capacitor banks would be necessary.
Alternatively, a Current Source Rectifier (CSR) with PWM capability can be used to achieve low input current THD, unity power factor and dc power control simultaneously in a single power stage. A current source rectifier using transistors is well known [3] [4] [5] and a schematic of the same is shown in Fig. 3 . SCRs are replaced with IGBTs with series diodes to enable them to block reverse voltage when they are not conducting. The ac filter capacitors are present to circulate the switching current ripple. This is a buck-derived topology, which allows the dc bus voltage to be controlled. However, the additional diode that is applied in series with the transistor essentially doubles the conduction losses in the converter, making this solution unattractive. Hence, it is proposed to develop Pulse Width Modulation (PWM) control technology for thyristor based rectifiers. Approaches to enable PWM capability in thyristor rectifiers have been presented in the past [6] [7] [8] [9] [10] [11] . But, they have generally been complex in realization.
A PWM current source rectifier topology using thyristors and capable of unity power factor, low current THD and dc bus voltage control is presented in this paper. The topology is derived by a cascade connection of the classical thyristor rectifier and a buck dc-dc converter without any intermediate energy storage element. The topology utilizes a new active commutation technique, which allows the switching of the SCRs to be pulse width modulated.
The commutation technique being used in the topology was proposed in [12] which utilizes a series connected gate turn off device with an SCR. This principle is extended here to provide PWM capability for the classical six pulse SCR rectifier. The schematic of the power circuit is illustrated in Fig. 4 . The inductor that feeds the dc bus acts as a stiff current source. The converter consists of six thyristors as in a classical line commutated rectifier, with the addition of a series IGBT (T) and freewheeling diode (D). These devices are employed to actively commutate the SCRs, thus enabling PWM operation.
The principles and limitations of active commutation of the SCR bridge using a dc side switch are described and illustrated using experimental waveforms in Section II. In Section III, the analysis of converter operation using averaged switching functions is presented. Transfer properties relating the input and output variables with the duty ratio functions are developed. Section IV presents the modulation schemes for the proposed converter. Computer simulation results verifying the operation of the converter are presented in Section V, followed by a concluding discussion in the final section. 
II. ACTIVE COMMUTATION
The operating modes of the converter are key to understanding the active commutation process. In addition, they highlight SCR switching characteristics that are important to ensure successful realization of the proposed technique. These topics and experimental results demonstrating the active commutation technique are discussed in this section. Figure 5 may be used to follow the operating sequence of the converter including the active commutation technique. During the short interval of time of an operating sequence, the inductor may be replaced by a stiff current source and the ac inputs may be considered to be three dc voltage sources of different amplitudes. During the interval under consideration, the phase voltages V an and V bn are assumed to be positive and V cn is assumed to be negative. The operating modes can be appropriately modified to fit other operating conditions.
A. Converter Operating Sequence
When the IGBT T is closed, the converter operates as a classical CSR. In Fig. 5 (a) the inductor current I dc is drawn from one of the phases (V bn ) through one of the upper SCRs, S 5 and returns to a different phase (V an ) through one of the lower SCRs, S 1 . During this time, the remaining four SCRs are off. If at some instant, T is turned off, the current flow from the source is interrupted and the inductor current will freewheel through diode D. This condition is illustrated in Fig. 5(b) . As the conducting SCR current has been reduced to zero, it will turn off after the lapse of a delay period. This time is required for the stored charge to decay through recombination. Beyond this instant the SCR will be off and able to block forward or reverse voltage. After this commutation interval a new set of SCRs can be gated on. When T is turned back on, the freewheeling diode is commutated off and the dc current is sourced from a new phase and a new set of SCRs. This mode is shown in Fig 5(c) with S 3 and S 5 conducting.
It is clear that the proposed commutation scheme can be successful as long as both the voltages V ba and V bc are positive. More importantly, there is no restriction of V ba being greater than V bc or otherwise, as long as they are both positive. It is also true that at any given instant of time, there are at least two line-line voltages that are positive. It is hence clear that the proposed active commutation technique can be used to control the input currents in a six pulse converter to be sinusoidal. However, during normal operation an SCR may be either forward biased or reverse biased during an off state, depending on the magnitude of the line-voltages.
For instance, in the commutation sequence that was just described, S 1 may be forward biased if V ba >V bc or reversed biased if V ba <V bc . The interval when T is off must be sufficient to allow the SCRs to regain blocking state through minority carrier recombination. This type of commutation of SCR is not common and deserves definitive investigation. A test circuit was designed and built to characterize switching behavior under this commutation technique.
B. Active Commutation Test Circuit
The test circuit, illustrated in Fig. 6 consists of a buck type dc-dc converter operating from two input voltage sources. The input voltages are set at different levels to verify commutation under transitions between a reverse biased and a forward biased SCR, both back and forth. It may be observed that if V F > V R , S R denotes the reversed biased SCR while S F denotes the forward biased device. The buck switch T is modulated at 2.5 kHz with a fixed duty cycle of 75%. This results in a 100µs period available for freewheeling, while the transistor T remains open. The SCR control was configured so S R and S F were triggered during alternating on-periods of T. The SCRs were gated on immediately prior to turning on T. Additionally S R and S F were modulated at the same duty cycle. The test conditions were V R = 112 V; V F = 155 V; I dc = 12.5; and V dc = 100 V.
The ideal waveforms for test circuit, over a complete switching cycle are illustrated in Fig. 7 . Initially, both T and S R are gated on, as reflected in the corresponding gate and device voltage waveforms (G T , V ce , G R , and V akR ). The inductor current flows through T and S R to the load as indicated by current waveforms I T and I R respectively.
C. S R to S F Transition
Three events make up the transition between the reverse bias SCR to the forward bias SCR. 6 . Schematic of the test circuit used to characterize the commutation of SCRs. Fig. 7 . Ideal test circuit waveforms for a complete switching cycle i) S R OFF: While S R and T are conducting the inductor current and the gate for S R (G R ) has been removed, T is turned off. The current in T and S R is reduced to zero, and the inductor current freewheels in D. The voltage across T, V ce , immediately rises to V R , while the voltage across V akR remains zero. Thus, the switching loss in this commutation is borne by T.
ii) S R to S F : After a delay period to ensure S R is off, S F is gated on. The voltage across T reflects that S R is on, as V ce rises to V F . As V F is larger than V R , S R is reversed biased at this time. This interval marks a potential commutation, as S F has been gated but is yet to carry the inductor current. G F remains high through the rest of the commutation interval.
iii) S F ON: T is gated on, resulting in S F carrying the inductor current, turning off D. As I F is exceeds the holding current, S F may be considered to be on. The gate signal may be removed from S F shortly thereafter, so as to prepare for the next transition. Fig. 8(a) . Traces of the S R voltage and current, and IGBT voltage waveforms during a S R to S F transition: S R OFF and S R to S F events I R (10A/div), V akR (50V/div), V ce (100V/div), 10µs/div Fig. 8(b) . Traces of the S F voltage and current, and IGBT voltage waveforms during a S R to S F transition: S R to S F and S F ON events
The experimental waveforms for this transition are displayed in Figures 8(a) and 8(b) . The dynamic saturation of S F is visible on V akF waveform in 8(b).
D. S F to S R Transition
In similar manner, three events make up the transition between the forward bias SCR to the reverse bias SCR. i) S F OFF: T is turned off while S F and T are conducting. The current in T and S F is reduced to zero. V ce rises to V F , while the voltage across V akF remains zero. The switching loss in this commutation is borne by T.
ii) S F to S R : After a delay period to ensure S F is off, S R is gated on. The voltage across T reflects that S R is on, as V ce falls to V R . As V F is larger than V R , S F is forward biased at this time. This interval marks a potential commutation, as S R has been gated but is yet to carry the inductor current. G R remains high through the rest of the commutation interval. iii) S R ON: T is gated on, resulting in S R conducting the inductor current. As soon as I R exceeds the holding current, S R is considered on.
The experimental waveforms for this transition are displayed in Figures 8(c) and 8(d).
The experimental results of both S F to S R transition and S R to S F transition indicate the viability of the proposed active commutation scheme for application in current source rectifiers.
III. CONVERTER MODELING
In this section, an averaged fundamental component model of the PWM CSR and the various duty ratio modulation functions are developed. The six SCRs and the buck switch modulate the dc link current into the source phases. The switching functions for these devices are designed so that the fundamental components of the phase currents approximate balanced three phase sinusoids [13] .
A. Fundamental Component Model
A simplified equivalent circuit of the buck-derived current source rectifier with complete control capability can be represented by two single pole quadruple throw switches as illustrated in Fig. 9 . Throws 1 through 6 represents the corresponding SCRs S 1 through S 6 and throw D represents the freewheeling diode, D.
Let H 1 -H 6 be the switching functions of the six SCR throws, and H D be the switching function of D. Continuity of the inductor current can be explicitly constrained using the following relationships.
With the switching functions defined as above, the three phase source currents (I a -I c ) can be represented in terms of the inductor current (I dc ) as 
This is equal to the instantaneous output power P dc drawn from the dc bus V dc , which can be expressed as P dc = V dc I dc ( 8 ) Equating (7) and (8), a relationship between effective value of dc bus voltage (V dc ), line to neutral source voltage (V s ), power factor (cosφ), and the maximum value of the effective duty ratio (D m ) can be determined to be
Thus, for a given input power factor, increasing the maximum effective duty ratio (D m ) leads to an increase in the output dc bus voltage.
The maximum achievable dc bus voltage, in terms of the peak value of the line to line voltage is
For a comparison, a maximum voltage obtainable from a three phase six pulse thyristor rectifier (at α=0) is 3/πV peak(L-L) . Of course, a diode bridge rectifier with a capacitive dc bus features a dc bus voltage that is almost equal to V peak(L-L) . One may conclude that while a classical SCR rectifier is capable of developing about 95% of the peak value of the line-line voltage at the output terminals, the ideal CSR can develop only above 87% of the same. Furthermore, in a practical converter, minimum pulse width and SCR commutation period create an effective lost duty cycle, further reducing the maximum dc bus voltage.
B. Modulation Functions
The effective duty cycle D a , D b , D c can be decomposed into average SCR duty cycles D 1 -D 6 as follows
( 1 1 ) where u(.) is the unit step function. Furthermore, the average duty ratio D D of the freewheeling diode is given by 
IV. REALIZATION OF MODULATOR
The pulse width modulator forms the innermost loop of the PWM CSR. The modulator generates switch states for the six SCRs and the buck IGBT from balanced three phase sinusoidal output current commands. The modulator employed for this converter is similar to the one developed for the actively commutated CSI [3, 4, 13] . Symmetry of the three phase waveforms permits the modulation technique to be developed for any 60° sector, and transposed accordingly.
When the reference waveform for a particular phase is within a 60° band centered at its peak, the corresponding SCR is maintained on through out the interval. During the 60° interval that a given SCR is held on, the complementary SCR of the same phase has to be gated off to allow the inductor current to flow out to the source. Furthermore, at any given instant, only one of the high side SCRs S 1 , S 2 or S 3 and one of the low side SCRs S 4 , S 5 , S 6 can be turned on to avoid output line to line shorts. Hence, it is clear that once the SCR that is to be maintained on during a given 60° has been identified, it completely dictates the three other SCRs in the bridge that have to be off. The two remaining SCRs are now modulated to achieve the desired switching function.
The switching states of the CSR are summarized in Fig.  11 . During any operating sector, the system chooses the three switching states that form the vertices thereof. For instance, during the segment T 3 , the switching states chosen are S 2 S 4 , S 2 S 6 and the S T state. Every transition from S 2 S 4 to S 2 S 6 and vice-versa is forced to go through the S D state. This strategy ensures successful active commutation of S 4 and S 6 . The controlled switch T is turned off during the zero state.
V. SIMULATION RESULTS
Computer simulations were performed on the proposed converter to verify the operation of the active commutation, the modulation strategy, input current and dc bus voltage control. A 480V, 850kW rectifier was simulated with 5kHz switching frequency. The load on the dc bus was modeled as an R-C load in series with an L. Although many loads in the metal industry are typically passive non-linear loads, a resistive load was used in the simulation to demonstrate the the performance of the converter at steady state, and response to a step change in the load. The parameters of the components used in the simulation of the circuit illustrated in Fig. 3 were as follow:
X Ls = 0.08 p.u.
X C = 22.2 p.u.
The steady state waveforms, at 1 p.u. resistive load, are displayed in Fig. 12 . The pulse width modulated nature of the rectifier input current is evident in Fig. 12(a) , as is the ripple voltage across the input filter capacitor voltages shown in Fig. 12(b) . The resulting fundamental component of the line current is sinusoidal. A fourier spectrum of the converter input current (I a ) and the source current (I as ) are shown in Fig  13. The pulse width modulated current I a has components at the fundamental frequency and at sidebands centered around the multiples of the carrier frequency, as expected. The spectrum of the filtered source current I as is dominated by the fundamental component, illustrating the effectiveness of the input filter in attenuating the harmonics at the switching frequency.
In order to illustrate the dynamic properties of the converter, a feedback controller was developed to regulate the dc bus voltage. The control block diagram of the system is shown in Fig. 14 . A PI regulator with derivative feedback is used to regulate the dc bus voltage. The dc bus capacitor current feedback is used to provide the derivative feedback and hence dampen the dc filter resonance.
The dynamic performance of the converter to a step change in load demand of 0.5 p.u. is illustrated in Fig 15. It may be seen that soon after the step change in load occurs, the dc bus voltage drops and the increased demand in load current is sourced from the output capacitor. However, through feedback action the dc voltage is restored, and the voltage returns back its nominal value. A detailed discussion of the design of the closed loop regulator is beyond the scope of this paper, and will be discussed in an upcoming publication in the near future.
V. CONCLUSIONS
An SCR based current source rectifier with PWM capability has been presented in this paper. Its operation is based on an active commutation strategy. The feasibility of active commutation was demonstrated through an experimental test circuit, establishing the viability of the approach.
A modulation strategy for the converter that realizes sinusoidal input current waveforms has been presented. The modulation strategy has been verified using computer simulations. The operation of a closed loop feedback controller was also demonstrated using simulations.
The closed loop regulation can be extended to regulate the dc bus current to fit the needs of the plant control. The dynamic performance of the system is fast enough to regulate flicker that may occur due to rapid load variations.
Some of the advantages of the proposed approach include:
• Sinusoidal input current waveforms
• Utilizes low cost and rugged SCRs
• DC bus regulation with power factor control
• Suitable for high power applications
• Line current regulation will produce balanced input currents • Built in inrush current limiting
• Only one additional gate turn off device is used to achieve PWM of SCRs One of the limitations of the active commutation strategy is the need for limiting the turn-on di/dt of the SCRs. Appropriate snubber circuits or soft-switching networks will have to be added to the power circuit to enable successful application of the converter at high power level. Another limitation of the converter is related to the recovery of the SCR from the conducting state to forward blocking state. In the proposed commutation strategy, this process is entirely driven by a passive process of minority carrier recombination. At higher current levels, with a large amount of conductivity modulation, the recombination period may need to be extended. Characteristics of the SCR under this mode of operation are not well understood and are the subject of ongoing investigations. 
